The so-called Boltzmann tyranny defines the fundamental thermionic limit of the subthreshold slope of a metaloxide-semiconductor field-effect transistor (MOSFET) at 60 mV dec −1 at room temperature and therefore precludes lowering of the supply voltage and overall power consumption 1,2 . Adding a ferroelectric negative capacitor to the gate stack of a MOSFET may offer a promising solution to bypassing this fundamental barrier 3 . Meanwhile, two-dimensional semiconductors such as atomically thin transition-metal dichalcogenides, due to their low dielectric constant and ease of integration into a junctionless transistor topology, offer enhanced electrostatic control of the channel [4] [5] [6] [7] [8] [9] [10] [11] [12] . Here, we combine these two advantages and demonstrate a molybdenum disulfide (MoS 2 ) two-dimensional steep-slope transistor with a ferroelectric hafnium zirconium oxide layer in the gate dielectric stack. This device exhibits excellent performance in both on and off states, with a maximum drain current of 510 μ A μ m −1 and a sub-thermionic subthreshold slope, and is essentially hysteresis-free. Negative differential resistance was observed at room temperature in the MoS 2 negative-capacitance FETs as the result of negative capacitance due to the negative drain-induced barrier lowering. A high on-current-induced self-heating effect was also observed and studied.
). However, the power dissipation issue remains unresolved, similar to the situation for silicon-based metal-oxide-semiconductor FET (MOSFET) scaling. To overcome the thermionic limit, several novel device concepts have been proposed that have potential subthreshold slopes (SS) less than 60 mV dec −1 at room temperature, including impactionization FETs (II-FET) 13 , tunnelling FETs (T-FET) 14, 15 , nanoelectromechanical FETs (NEMFET) 16 and negative-capacitance (NC) FETs [17] [18] [19] [20] [21] [22] [23] [24] [25] [26] [27] [28] . In a NC-FET, the insulating ferroelectric layer serves as a negative capacitor so that the channel surface potential can be amplified more than the gate voltage, and hence the device can operate with SS less than 60 mV dec −1 at room temperature 3 . The simultaneous fulfilment of internal gain and the non-hysteretic condition is crucial to the proper design of capacitance matching in a stable NC-FET. Meanwhile, channel transport in NC-FETs remains unperturbed. Therefore, coupled with the flatness of the body capacitance of TMD materials and symmetrical operation around the zero-charge point in a JL transistor, performance in 2D JL-NCFETs is expected to improve for both on and off states. Accordingly, it would be highly desirable to integrate a ferroelectric insulator and 2D ultrathin channel materials to create a 2D JL-NC-FET to achieve high on-state performance for high operating speed and sub-thermionic SS for low power dissipation. 
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Here, we demonstrate steep-slope MoS 2 NC-FETs by introducing ferroelectric hafnium zirconium oxide (HZO) into the gate stack. These transistors exhibit essentially hysteresis-free switching characteristics with a maximum drain current of 510 μ A μ m −1 and sub-thermionic SS. The maximum drain current of the NC-FETs fabricated in this work was found to be around five times larger than in MoS 2 FETs fabricated on 90 nm SiO 2 using the same process. As will be discussed in the following, this is a direct consequence of on-state current enhancement in a JL-NC-FET. Negative differential resistance (NDR), correlated to the negative drain-induced barrier lowering (DIBL) at the off state, is observed because of the drain-coupled negative capacitance effect. Remarkably, the high performance is sustained despite significant self-heating in the transistors, in contrast to traditional bulk MOSFETs.
The MoS 2 NC-FET shown in Fig. 1a consists of a monolayer to a dozen layers of MoS 2 as the channel, a 2 nm amorphous aluminium oxide (Al 2 O 3 ) layer and a 20 nm polycrystalline HZO layer as the gate dielectric, heavily doped silicon substrate as the gate electrode and nickel source-drain contacts. HZO was chosen for its ferroelectricity, its CMOS-compatible manufacturing, and the ability to scale down its equivalent oxide thickness (EOT) to ultrathin dimensions [23] [24] [25] [26] [27] [28] . The amorphous Al 2 O 3 layer was applied for capacitance matching and gate leakage current reduction through the polycrystalline HZO. A cross-sectional transmission electron microscopy (TEM) Letters Nature NaNotechNology image of a representative MoS 2 NC-FET is shown in Fig. 1b , and a detailed energy-dispersive X-ray spectrometry (EDS) elemental map is presented in Fig. 1c . The EDS analysis confirmed the presence and uniform distribution of elements Hf, Zr, Al, O, Mo and S. No obvious interdiffusion of Hf, Zr and Al was found. The gate stack was assessed for its rapid thermal annealing (RTA) temperature dependence with a metal-oxide-semiconductor capacitor structure by carrying out fast I-V measurements. Measured hysteresis loops for polarization versus electric field (P-E) as well as X-ray diffraction (XRD) results suggest that RTA at 400-500 °C after atomic layer deposition (ALD) enhances the ferroelectricity (Supplementary Section 1) .
The electrical characteristics of MoS 2 NC-FETs are strongly dependent on the ferroelectricity of the HZO layer, which is defined by the film annealing temperature and gate-source voltage (V GS ) sweep speed. In addition to standard I-V measurements, hysteresis was measured as the difference in V GS in forward (from low to high) and reverse (from high to low) V GS sweeps at I D = 1 nA μ m Because the HZO polarization depends on the sweep rate, electrical characterization of the MoS 2 NC-FETs was also carried out at different V GS sweep speeds. This speed was controlled by modifying the V GS measurement step from 0.3 mV to 5 mV. Figure 2c presents I D -V GS characteristics for a few-layer MoS 2 NC-FET measured at slow, medium and fast sweep speeds, corresponding to V GS steps of 0.3, 1 and 5 mV. Hysteresis of the MoS 2 NC-FETs was found to be diminished by reducing the sweep speed. A plateau and a minimum characterize the SS vs I D plot during the reverse sweep. These features (SS Rev,min#1 and SS Rev,min#2 ) were observed in almost all the fabricated devices when measured with fast sweep V GS , as shown in Fig. 2d . The second local minimum of SS is the result of switching between two polarization states of the ferroelectric oxide, which is associated with loss of capacitance matching at high speed. When measured in fast sweep mode with a V GS step of 5 mV, the device exhibits SS For = 59.6 mV dec When V DS is increased, the interfacial potential is reduced, and the carrier density in the MoS 2 channel is reduced. Thus, the channel resistance is increased and drain current is reduced.
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Nature NaNotechNology mode, no obvious second local minimum and hysteresis can be observed, as shown in Fig. 2a , reflecting well-matched capacitances throughout the subthreshold region. Figure 2e shows the thickness dependence of SS from a monolayer to five layers of MoS 2 for the channel (see Supplementary Section 4 for determination of layer number). No obvious thickness dependence is observed. Figure 2f shows the temperature dependence of SS for a MoS 2 NC-FET measured from 280 K to 160 K. The measured SS is below the thermionic limit down to 220 K. SS below 190 K is above the thermionic limit because of the stronger impact of the Schottky barrier at lower temperatures. Detailed I-V characteristics at low temperature are provided in Supplementary Section 5.
Although the above MoS 2 NC-FET shows an average SS during reverse sweep of < 60 mV dec −1 for more than four decades, low hysteresis is generally required for any transistor application. A detailed discussion of the non-hysteretic and internal gain conditions of the MoS 2 NC-FET is provided in Supplementary Section 7 using experimentally measured P-E results taken directly on HZO films. We found that both SS and hysteresis in MoS 2 NC-FETs are sensitive to the annealing temperature for the gate dielectric. The dependence of SS on different RTA temperatures was studied systematically (Supplementary Section 3) , and it was found that MoS 2 NC-FETs with RTA at 400 °C and 500 °C have smaller SS values than as-grown samples and 600 °C annealed samples, as shown in Supplementary Fig. 4 . This conclusion can also be obtained from the hysteresis loop of plots of P-E, because the gate stacks with RTA at 400 °C and 500 °C show larger remnant polarization, indicating stronger ferroelectricity. A statistical study on temperature-dependent hysteresis is provided in Supplementary  Fig. 4d . It was found that MoS 2 NC-FETs with 500 °C RTA exhibit the lowest hysteresis when compared with devices without RTA and devices with RTA at 400 °C and 600 °C. Therefore, RTA temperature engineering could be useful in achieving both steep slope and low hysteresis.
DIBL is widely noted as major evidence for short-channel effects in MOSFETs 2 . In conventional MOSFETs, the threshold voltage V th shifts in the negative direction, relative to the drain voltage. The DIBL, defined as − Δ V th /Δ V DS , is usually positive. It has been predicted theoretically that with a ferroelectric insulator introduced into the gate stack of a practical transistor, the DIBL could be reversed in NC-FETs 29 . NDR can occur naturally as a result of the negative DIBL effect. Figure 3a shows negative DIBL in the I D -V GS characteristics of another device with a channel length of 2 μ m, channel width of 5.6 μ m, channel thickness of 7.1 nm, and with 2 nm Al 2 O 3 and 20 nm HZO as the gate dielectric. It is evident that the I D -V GS curve shifts positively when V DS increases from 0.1 to 0.5 V. As this negative DIBL occurs around the off state, NDR is also observed simultaneously in the same device in the off state, as shown in Fig. 3b . Figure 3c presents the band diagram for the negative DIBL effect. This negative DIBL originates from capacitance coupling from the drain to the interfacial layer between Al 2 O 3 and HZO. The interfacial layer potential V mos can be estimated as a constant when the thickness of the ferroelectric oxide layer is thin (Supplementary Section 7) . Simulation of V mos shows that, when V DS is increased, the interfacial potential is reduced (Fig. 3d) , indicating that the carrier density in the MoS 2 channel is reduced. Thus, the channel resistance is increased, leading to the NDR effect.
The EOT of the gate stack (2 nm Al 2 O 3 and 20 nm HZO) in this work was measured to be 4.4 nm by C-V measurements. The breakdown voltage was consistently measured to be ~11 V. Breakdown voltage/EOT was 2.5 V nm −1 , which is about 2.5 times larger than the value for SiO 2 . It can be verified easily that breakdown voltage/EOT is proportional to the electric displacement field. As it is well known from Maxwell's equations that the electric displacement field is proportional to charge density, higher breakdown voltage/EOT could lead to a higher carrier density. Figure 4a . A maximum drain current of 510 μ A μ m −1 was achieved, which is about five times larger than in control devices using 90 nm SiO 2 as the gate dielectric. Note that this maximum drain current was obtained without special contact engineering such as doping 11 or using a heterostructure contact stack 10 ; indeed, as discussed in the Supplementary Section 7, the JL topology is key to improving the performance of the transistor. This is an important but unexplored advantage of using a ferroelectric gate stack to enhance on-state performance. Another type of NDR (Fig. 4b) is also clearly observed when the device is biased at high V GS because of the self-heating effect from large drain current and voltage. Figure 4c presents thermo-reflectance images taken at power densities from 0.6 W mm −1 to 1.8 W mm −1 . The heated channel, with its temperature increased to ~40 °C, suggests the self-heating effect. This potentially degrades channel mobility and limits the maximum drain current, and thus has to be taken into account in MoS 2 NC-FETs.
In conclusion, we have successfully demonstrated MoS 2 2D NC-FETs with promising on-and off-state characteristics. The stable, non-hysteretic and bidirectional sub-thermionic switching characteristics have been unambiguously confirmed to be the result of a NC effect. On-state performance is enhanced, with a maximum drain current of 510 μ A μ m −1 at room temperature, which leads to the self-heating effect. Finally, we have shown that the observed NDR is induced by the negative DIBL effect. After submission and during revision of this manuscript, the authors became aware of a related work being published 30 .
V GS from -1 to 9 V in 0.5 V steps . The heated channel suggests that the self-heating effect has to be taken into account in MoS 2 NC-FETs with large drain current.
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